A technology foundation in Spain seeks a Digital IC Verification Engineer to develop verification plans and maintain testbenches using Cadence tools. The role requires strong skills in SystemVerilog and UVM, as well as substantial experience with simulation and coverage analysis. Idóneo candidates will thrive in a collaborative environment that emphasizes innovation and impactful contributions. Competitive compensation and a supportive work culture are offered.
#J-18808-Ljbffr