Develops and optimizes high-performance out-of-order processors for HPC, focusing on RTL design and RISC-V architectures.
