Job ID: 3171463 | ADCI - BLR 14 SEZ - F07
\n
Inscríbase ahora, lea los detalles del trabajo desplazándose hacia abajo. Verifique que posee las habilidades necesarias antes de enviar una solicitud.
\n
Amazon Lab126 is an inventive research and development company that designs and engineers high‑profile consumer electronics. Lab126 began in 2004 as a subsidiary of, Inc., originally creating the best‑selling Kindle family of products. Since then, we have produced numerous devices like Fire tablets, Fire TV and Amazon Echo. What will you help us create?
\n
The Role
\n
As a Senior ISP Designer, you will be part of an advanced design and architecture team that is creating the semiconductor designs which will power millions of new Amazon devices. You will work closely with multi‑disciplinary groups including System Architecture, Architecture, and Software teams, to architect and implement the advanced imaging pipelines that will enable our products to capture the world with stunning clarity.
\n
Key responsibilities
\n
- \n
- Architect and design world‑class imaging hardware
\n
- Communicate and work with team members across multiple disciplines
\n
- Develop detailed design specifications and documentation
\n
- Perform RTL coding and synthesis
\n
- Work with partners/suppliers to optimize and customize their products
\n
- Run industry‑standard code quality tools and fix issues found by them
\n
- Participate in test plan and coverage reviews
\n
\n
Basic Qualifications
\n
- \n
- Master’s degree or Ph.D. in Electrical Engineering or related field
\n
- Experience in micro‑architecture definition from architecture guidelines and model analysis
\n
- Experience with design of Image Signal Processing (ISP) pipelines and image processing algorithms
\n
- 10+ years of RTL development experience with a record of taping out production silicon
\n
- Experience with design development using Verilog/SystemVerilog
\n
- Experience in performance/power/area analysis and trade‑offs
\n
- Proficient in design methodologies and EDA tools
\n
- Experience working with synthesis, timing closure, and design constraints
\n
\n
Preferred Qualifications
\n
- \n
- Experience with ARM and various DSP ISAs
\n
- 8+ years of practical semiconductor design work including full‑chip and subsystem integration experience
\n
- Experience in system‑level debugging
\n
- Knowledge of programming languages such as C/C++, Python, Java or Perl
\n
- 10+ years of equivalent experience
\n
- Experience in low power design techniques
\n
- Experience working with high‑performance industry standard buses like AMBA AXI4
\n
- Knowledge of SoC architecture
\n
- Experience in English‑language communication skills, both written and verbal
\n
- Experience in integrating third‑party IP blocks, building top‑level modules, defining clock domains and power domains
\n
- Knowledge of FPGA and emulation platforms
\n
\n
Knowledge of image processing algorithms and experience with multimedia pipeline design is desirable. Experience with I/O interfaces such as SPI, eDP, HDMI, MIPI CSI/DSI is also preferred. Experience with memory instantiation and memory compilers is also preferred.
\n
We are looking for a self‑driven individual who can work with architects, HW and SW developers and can quickly resolve blocking issues. xugodme
\n
Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.